



Mahavir Education Trust's

Shah & Anchor Kutchhi Engineering College

An Autonomous Institute Affiliated to University of Mumbai

UG Program in Electronics and Communication
(Advanced Communication Technology)

DATE: 16-10-2024

Academic Year: 2025-26 (ODD Sem)

NOTICE

SECOND YEAR (SEMESTER III)

TIME TABLE FOR END SEMESTER PRACTICAL EXAMINATION

DATE/ SUBJECT	Analog Circuits	Analog Communication Systems	Digital System Design with Verilog Lab	Skill Lab (Python Programming)
Time	9.00 AM TO 5.00 PM	9.00 AM TO 5.00 PM	9.00 AM TO 5.00 PM	9.00 AM TO 5.00 PM
3/11/2025	Roll No. 1-33	---	---	Roll No. 34-67
4/11/2025	Roll No. 34-67	---	---	Roll No. 1-33
5/11/2025	---	---	---	---
6/11/2025	---	Roll No. 34-67	Roll No. 1-33	---
7/11/2025	---	Roll No. 1-33	Roll No. 34-67	---


HOD


COE


PRINCIPAL



Mahavir Education Trust's

Shah & Anchor Kutchhi Engineering College

An Autonomous Institute Affiliated to University of Mumbai

UG Program in Electronics and Communication
(Advanced Communication Technology)

DATE: 16-10-2024

Academic Year: 2025-26 (ODD Sem)

NOTICE SECOND YEAR (SEMESTER V)

TIME TABLE FOR END SEMESTER PRACTICAL EXAMINATION

DATE/ SUBJECT	Digital Signal Processing	Antenna Design & Radio Wave Propagation	Skill Lab (Linux)	Data Structures and Algorithms/ Information Security
Time	9.00 AM TO 5.00 PM	9.00 AM TO 5.00 PM	9.00 AM TO 5.00 PM	9.00 AM TO 5.00 PM
3/11/2025	---	Roll No. 1-31	---	---
4/11/2025	---	Roll No. 32-63	---	---
5/11/2025	---	---	Roll No. 1-31	---
6/11/2025	---	---	Roll No. 32-63	---
7/11/2025	Roll No. 1-31	---	---	---
8/11/2025	Roll No. 32-63	---	---	---
10/11/2025	---	---	---	Roll No. 1-63


HOD


COE


PRINCIPAL