Advanced VLSI Design and Applications with hands-on in CADENCE toolset – June 2018
Department of Electronics and Telecommunication Engineering, SAKEC successfully organized an IETE Approved One week STTP on “Advanced VLSI Design and Applications with hands-on in CADENCE toolset” in association with Entuple Technologies from 25th June to 30th June...